NXP Semiconductors /MIMXRT1052 /CMP1 /MUXCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MUXCR

7 43 0 0 00 0 0 0 0 0 0 0 0 (MSEL_0)MSEL0 (PSEL_0)PSEL

MSEL=MSEL_0, PSEL=PSEL_0

Description

MUX Control Register

Fields

MSEL

Minus Input Mux Control

0 (MSEL_0): IN0

1 (MSEL_1): IN1

2 (MSEL_2): IN2

3 (MSEL_3): IN3

4 (MSEL_4): IN4

5 (MSEL_5): IN5

6 (MSEL_6): IN6

7 (MSEL_7): IN7

PSEL

Plus Input Mux Control

0 (PSEL_0): IN0

1 (PSEL_1): IN1

2 (PSEL_2): IN2

3 (PSEL_3): IN3

4 (PSEL_4): IN4

5 (PSEL_5): IN5

6 (PSEL_6): IN6

7 (PSEL_7): IN7

Links

() ()